In this module we will study automatic test pattern generation (ATPG) using sensitization–propagation -justification approach. We will first introduce the basics of. 1. VLSI Design Verification and Testing. Combinational ATPG Basics. Mohammad Tehranipoor. Electrical and Computer Engineering. University of Connecticut. Boolean level. • Classical ATPG algorithms reach their limits. ➢ There is a need for more efficient ATPG tools! 6. Circuits. • Basic gates. – AND, OR, EXOR, NOT.
|Published (Last):||26 June 2007|
|PDF File Size:||19.48 Mb|
|ePub File Size:||2.54 Mb|
|Price:||Free* [*Free Regsitration Required]|
Combinational ATPG Basics
In stuck-short, a transistor behaves as it is always conducts or stuck-onand stuck-open is when a transistor never conducts current or stuck-off. For nanometer technology, many current design validation problems are becoming manufacturing test problems as well, so new fault-modeling and ATPG techniques will be needed.
ATPG efficiency is another important consideration that is influenced by the fault model under consideration, the type of circuit under test full scansynchronous sequential, or asynchronous sequentialthe level of abstraction used to aypg the circuit under test gate, register-transfer, switchand the required test quality. Any single atg from the set of equivalent faults can represent the whole set. The stuck-at fault model is a logical fault model because no delay information is associated with the fault definition.
Automatic test pattern generation
Therefore, many different ATPG methods have been developed to address combinational and sequential circuits. ATPG can fail to find a test for a particular fault in at least two cases. Even a simple stuck-at fault requires a sequence of vectors for detection in a sequential circuit. These metrics generally indicate test quality higher with more fault detections and test application time higher with more patterns.
The single stuck-at fault model is structural because it is defined based on a structural gate-level circuit model. Current fault modeling and vector-generation techniques are giving way to new models and techniques that consider timing information during test generation, that are scalable to larger designs, and that can capture extreme design conditions.
Second, it is possible that a detection pattern exists, but the algorithm cannot find one.
Automatic test pattern generation – Wikipedia
This observation implies that a test generator should include a comprehensive set of heuristics. A fault model is a mathematical description of how a defect alters design behavior. Views Read Edit View history. The combinational ATPG method allows testing the individual nodes or flip-flops of the logic circuit without being concerned with the operation of the overall circuit. A fault is said to be detected by a test pattern if the output of that test pattern, when testing a device that has only that one fault, is different than the expected output.
The classic example of this is a redundant circuit, designed such that no single fault causes the output to change. This page was last edited on 23 Novemberat In the past several decades, the most popular fault model used in practice is the single stuck-at fault model. Also, due to the presence of memory elements, the controllability and observability of the internal signals in a sequential circuit are in general much more difficult than those in a combinational logic circuit. First, the fault may be intrinsically undetectable, such that no patterns exist that can detect that particular fault.
The logic values observed at the device’s primary outputs, while applying a test pattern to some device under test DUTare called the output of that test pattern. Hence, if a circuit has n signal lines, there are potentially 2n stuck-at faults defined on the circuit, of which some can be viewed as being equivalent to others.
Fault activation establishes a signal value at the fault model site that is opposite of the value produced by the fault model.
At transistor level, a transistor maybe stuck-short or stuck-open. ATPG is a topic that is covered by several conferences throughout the aptg. Retrieved from ” https: The effectiveness of ATPG is measured by the number of modeled defects, or fault modelsdetectable and by the number of generated patterns.
Historically, ATPG has focused on bqsics set of atpv derived from a gate-level fault model. The output of a test pattern, when testing a fault-free device that works exactly as designed, is called the expected output of that test pattern.
The generated patterns are used to test semiconductor devices after manufacture, or to assist with determining the cause of failure failure analysis . During design validation, engineers can no longer ignore the effects of crosstalk and power supply noise on reliability and performance.
It is also called a permanent fault model because the faulty effect is assumed to be permanent, in contrast to intermittent faults which occur seemingly at random and transient faults which occur sporadically, perhaps depending baasics operating conditions e.
NPTEL :: Computer Science and Engineering – VLSI Design Verification and Test
Fault propagation moves the resulting signal value, or fault effect, forward by sensitizing a path from the fault site to a primary output. In this model, gasics of the signal lines in a circuit is assumed to be stuck at a fixed logic value, regardless of what inputs are supplied to the circuit.
In the latter case, dominant driver keeps its value, while the other one gets the AND or OR value of its own and the dominant driver. Sequential-circuit ATPG searches for a sequence of test vectors to detect a particular fault through the space of all possible test vector sequences.
Bridging to VDD or Vss is equivalent to stuck at nasics model. For designs that are sensitive to area or performance overhead, the solution of using sequential-circuit ATPG and partial scan offers an attractive alternative to the popular full-scan solution, which is based on combinational-circuit ATPG. As design trends move toward nanometer technology, new manufacture testing problems are emerging.
During test, a so-called scan-mode is enabled forcing all flip-flops FFs to be connected in a simplified fashion, effectively bypassing their interconnections as intended during normal operation. From Wikipedia, the free encyclopedia.
Various search strategies and heuristics have been devised to find a shorter sequence, or to find a sequence faster.